[1] Xilinx Virtex V datasheet[Z].http://www.xilinx.com/support/documentation/virtex-5.htm. [2] Altera Stratix Ⅲ datasheet[Z].http://www.altera.com.cn/literature/lit-stx 3.jsp. [3] Rosa V S,Costa E,Monteiro J C,et al.Performance evaluation of parallel FIR filter optimizations in ASICs and FPGA[J].48th Midwest Symposium on Circuits and Systems,2005,2:1481-1484. [4] Rosa V S,Costa E,Bampi S.A high performance parallel FIR filters generation tool[C]//17th IEEE International Workshop on Rapid System Prototyping,2006:216-222. [5] Cheng Chao,Keshab K Parhi.Hardware efficient fast parallel FIR filter structures based on iterated short convolution[J].IEEE Trans,on Circuits and Systems-Ⅰ:Regular Papers,2004,51(8):1492-1500. [6] Cheng Chao,Keshab K Parhi.Further complexity reduction of parallel FIR filters[J].IEEE International Symposium on Circuits and Systems,2005,2:1835-1838. [7] Conway,Richard.Parallel FIR filters based on modulo arithmetic[C]//Irish Signals and Systems Conference,2006:167-172. [8] Sinha P,Sinha A,Basu D.A novel architecture of a reconfigurable parallel DSP processor[J].The 3rd International IEEE-NEWCAS Conference,2005,19-22:71-74. [9] Cheng Chao,Keshab K Parhi.Low-cost parallel FIR filter structures with 2-stage parallelism[J].IEEE Trans.on Circuits and Systems-Ⅰ,Regular Papers,2007,54(2):280-290. [10] Cheng Chao,Parhi K K.High-speed VLSI implementation of 2-D discrete wavelet transform signal processing[J].IEEE Trans,on Acoustics,Speech,and Signal Processing,2008,56(1).393-403. [11] Chung Jin-Gyun,Keshab K Parhi.Frequency spectrum based low-area low-power parallel FIR filter design[J].EURASIP Journal on Applied Signal Processing,2002:944-953. [12] K Hwang.Computer arithmetic,principles,architecture,and design[M].New York,Wiley,1979. [13] 张维良,郭兴波,潘长勇,等.高速FIR滤波器的流水线结构[J].电讯技术,2002,2:57-60. |