Journal of Systems Engineering and Electronics ›› 2009, Vol. 31 ›› Issue (8): 1819-1822.

Previous Articles     Next Articles

FPGA implementation of high speed parallel FIR filters

ZHANG Wei-liang, ZHANG Yu, YANG Zai-chu, YANG Zhi-xing   

  1. Key Lab. of Microwave and Digital Communication, Dept. of Electronic Engineering, Tsinghua Univ., Beijing 100084, China
  • Received:2008-01-23 Revised:2008-03-14 Online:2009-08-20 Published:2010-01-03

Abstract: Based on polyphase decomposition,a novel finite impulse response(FIR) filter structure is proposed,which increases the running speed by L times compared with the serial FIR filter,where L is the number of subfilters,and the parallel FIR filter only introduces very small delay.Firstly the theoretical foundation of parallel FIR filters is analyzed.An example of the floating point parallel 8-channel FIR filter is given to verify the algorithm.Then a fixed point parallel FIR filter is designed,which has optimum canonical signed digits(CSD) coefficients.Each subfilter is also pipelined to increase the running speed.Finally the fixed point parallel FIR filter is implemented in Altera's Stratix II field programmable gate array(FPGA).Compiling and deployment results show that the parallel FIR filters run at the sampling rate up to 2 GHz.

CLC Number: 

[an error occurred while processing this directive]