Abstract: Based on the efficient structure of the real signal digital channelized receiver,a 1.2 GSPS receiver of 16 sub-channels is realized in hardware platform.In FPGA design,reliable receiving of high speed data as well as the processing speed and resource optimizing inside the chip are maturely considered to insure the good performance.The intermediate frequency test results of the receiver verify its correctness and stability.