Systems Engineering and Electronics ›› 2019, Vol. 41 ›› Issue (8): 1887-1895.doi: 10.3969/j.issn.1001-506X.2019.08.29

Previous Articles     Next Articles

Min-sum decoding algorithm based on error characteristics for MLC flash memory

ZHANG Xuan1,2, MU Jianjun1, JIAO Xiaopeng1   

  1. 1. School of Computer Science and Technology, Xidian University, Xi’an 710071, China;2. Xi’an University of Technology, Faculty of Higher Vocational and Technical Education, Xi’an 710048, China
  • Online:2019-07-25 Published:2019-07-25

Abstract:

Multi-level cell (MLC) threshold voltage is seriously affected by random telegraph noise (RTN), data retention noise (DRN) and cell-to-cell interference (CCI) in MLC flash channel, which leads to lower-accuracy of the log-likelihood ratio (LLR) value and affects the performance of low-density parity check (LDPC) codes under soft decision decoding in MLC flash memory. Based on the analysis of the error characte ristics of MLC flash memory, by using the entropy function of MLC threshold voltage for calculating the overlap region of the adjacent threshold voltage distribution to determine the reliability value of stored bit corresponding to MLC threshold voltage, a strategy of dynamically updating the LLR value for stored bit is designed. Thus, an improved min-sum decoding algorithm of LDPC codes for MLC flash memory is presented over the RTN, DRN and CCI noises. The simulation results show that the decoding performance of the improved min-sum decoding algorithm for MLC flash memory is better than that of the conventional min-sum decoding algorithm. Furthermore, the average number of iterations is reduced.

Key words: multi-level cell (MLC), random telegraph noise, data retention noise, low-density parity check (LDPC) codes, min-sum (MS) decoding

[an error occurred while processing this directive]