Systems Engineering and Electronics ›› 2021, Vol. 43 ›› Issue (10): 2992-2999.doi: 10.12305/j.issn.1001-506X.2021.10.35

• Communications and Networks • Previous Articles     Next Articles

CRC based Viterbi error correction algorithm of ASM signals

Peixin ZHANG1, Jianxin WANG1,*, Peng REN1, Shushu YANG2, Haiwei SONG2   

  1. 1. School of Electronic and Optical Engineering, Nanjing University of Science and Technology, Nanjing 210094, China
    2. Nanjing Electronic Equipment Institute, Nanjing 210007, China
  • Received:2020-12-04 Online:2021-10-01 Published:2021-11-04
  • Contact: Jianxin WANG

Abstract:

To improve the demodulation in performance of application-specific messages (ASM) in very high frequency data exchange system (VDES), an improved cyclic redundancy check (CRC) based Viterbi error correction algorithm is proposed. By reducing the symbol state number reasonably and utilizing partial CRC in error correction, this algorithm balances the computational complexity and the error correction performance. Meanwhile, a new branch metric is proposed to solve the problem of performance loss caused by the too idealized classic branch metric. Simulation results show that the packet error rate performance of the new branch metric is 1 dB better than that of the classic branch metric in packet error rate (PER) performance. The performance of the proposed algorithm with 12 CRC registers is 1 dB better than the coherent demodulation algorithm, and the complexity is reduced to 1/4 of the classic algorithm by reducing the symbol state number reasonably.

Key words: very high frequency data exchange system (VDES), application-specific messages (ASM), cyclic redundancy check (CRC), Viterbi, error correction

CLC Number: 

[an error occurred while processing this directive]