Journal of Systems Engineering and Electronics ›› 2009, Vol. 31 ›› Issue (5): 1209-1212.

Previous Articles     Next Articles

Scheduling DSP peripheral devices in real-time based on FIFO circular buffering

WU Wei, NI Shao-jie, WANG Fei-xue   

  1. Satellite Navigation R& D Center, School of Electronic Science and Engineering, National Univ. of Defense Technology, Changsha 410073, China
  • Received:2008-01-10 Revised:2008-05-27 Online:2009-05-20 Published:2010-01-03

Abstract: A scheme based on FIFO circular buffering to schedule DSP peripheral devices in real-time systems is presented.The circular buffer schedulablity requires the ratio of the total response time of the peripheral device to total time is less than 1,which is the sufficient and necessary condition.An off-line numerical method is proposed to calculate the minimal space of the buffer in the case of data frames inputting periodically into peripheral devices.Furthermore,the scheme can quickly calculate the minimal space of the circular buffer when it is applied to a certain navigation receiver design.

CLC Number: 

[an error occurred while processing this directive]