Systems Engineering and Electronics
Previous Articles Next Articles
FAN Yang-yu,YU Ze-qi,YUAN Yong-jin,Lü Guo-yun
Online:
Published:
Abstract:
Based on the field programmable gate array (FPGA), a 2-channel uniform pulse width modulation (UPWM) controller for high performance class D audio power amplifier systems is designed and implemented. To reduce the consumption of hardware resources, half-band filters, designed as a tapped cascaded interconnection of identical sub-filters, and time division multiplexing for multiplier are employed in the configurable interpolation filter. A look-up table error correction module with low hardware requirements, taking advantage of the high open loop gain of the sigma-delta modulator, is implemented to pre-correct the UPWM nonlinear distortion in baseband. The test results indicate that the controller achieves 114 dB signal-to-noise ratio and -97 dB intermodulation distortion.
FAN Yang-yu,YU Ze-qi,YUAN Yong-jin,Lü Guo-yun. Design and implementation of a high performance class D #br# power amplifier controller based on FPGA[J]. Systems Engineering and Electronics, doi: 10.3969/j.issn.1001-506X.2014.04.04.
0 / / Recommend
Add to citation manager EndNote|Reference Manager|ProCite|BibTeX|RefWorks
URL: https://www.sys-ele.com/EN/10.3969/j.issn.1001-506X.2014.04.04
https://www.sys-ele.com/EN/Y2014/V36/I4/630